<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rockbox/utils/atj2137/adfuload/test_binary/timer_no_irq, branch working</title>
<subtitle>My Rockbox tree</subtitle>
<link rel='alternate' type='text/html' href='https://www.franklinwei.com/cgit/rockbox/'/>
<entry>
<title>atj213x: various fixes in sample code snippets</title>
<updated>2014-03-04T10:07:07+00:00</updated>
<author>
<name>Marcin Bukat</name>
<email>marcin.bukat@gmail.com</email>
</author>
<published>2014-03-04T10:07:07+00:00</published>
<link rel='alternate' type='text/html' href='https://www.franklinwei.com/cgit/rockbox/commit/?id=c64b59fc5eea973ae82430f98046d4cd2af15160'/>
<id>c64b59fc5eea973ae82430f98046d4cd2af15160</id>
<content type='text'>
Change-Id: I78781e1a56cb6705d011ee2296f1789b497a566a
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
Change-Id: I78781e1a56cb6705d011ee2296f1789b497a566a
</pre>
</div>
</content>
</entry>
<entry>
<title>adfuload: add atj213x timer0 test program</title>
<updated>2014-01-08T07:56:09+00:00</updated>
<author>
<name>Marcin Bukat</name>
<email>marcin.bukat@gmail.com</email>
</author>
<published>2014-01-08T07:50:38+00:00</published>
<link rel='alternate' type='text/html' href='https://www.franklinwei.com/cgit/rockbox/commit/?id=51d8a45057d47c6d36d5027c8f8d7db7c964f5ff'/>
<id>51d8a45057d47c6d36d5027c8f8d7db7c964f5ff</id>
<content type='text'>
This simple program shows how to setup timer for periodic
operation. Interrupts are not used yet and simply pending
irq bit is polled and cleared when set. This program
supports my understanding of disassm of ADEC_N63.BIN that
P_CLK is configured for 7.5MHz and timer clock source is P_CLK
directly.

Change-Id: Idd6461bf847c763b78b8c324012ec2515f65dd41
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
This simple program shows how to setup timer for periodic
operation. Interrupts are not used yet and simply pending
irq bit is polled and cleared when set. This program
supports my understanding of disassm of ADEC_N63.BIN that
P_CLK is configured for 7.5MHz and timer clock source is P_CLK
directly.

Change-Id: Idd6461bf847c763b78b8c324012ec2515f65dd41
</pre>
</div>
</content>
</entry>
</feed>
