/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * $Id$
 *
 * Copyright (C) 2007 by Greg White
 *
 * All files in this archive are subject to the GNU General Public License.
 * See the file COPYING in the source tree root for full license agreement.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#ifndef SYSTEM_TARGET_H
#define SYSTEM_TARGET_H

#include "system-arm.h"
#include "mmu-arm.h"

#define CPUFREQ_NORMAL 532000000

#if 0
static inline void udelay(unsigned int usecs)
{
    volatile signed int stop = EPITCNT1 - usecs;
    while ((signed int)EPITCNT1 > stop);
}
#endif

void system_prepare_fw_start(void);
void tick_stop(void);
void kernel_device_init(void);

void imx31_regmod32(volatile uint32_t *reg_p, uint32_t value,
                    uint32_t mask);

#define KDEV_INIT

#define HAVE_INVALIDATE_ICACHE
static inline void invalidate_icache(void)
{
    asm volatile(
        /* Clean and invalidate entire data cache */
        "mcr p15, 0, %0, c7, c14, 0 \n"
        /* Invalidate entire intruction cache
         * Also flushes the branch target cache */
        "mcr p15, 0, %0, c7, c5, 0  \n"
        /* Data synchronization barrier */
        "mcr p15, 0, %0, c7, c10, 4 \n"
        /* Flush prefetch buffer */
        "mcr p15, 0, %0, c7, c5, 4  \n"
        : : "r"(0)
    );
}

#define HAVE_FLUSH_ICACHE
static inline void flush_icache(void)
{
    asm volatile (
        /* Clean entire data cache */
        "mcr p15, 0, %0, c7, c10, 0 \n"
        /* Data synchronization barrier */
        "mcr p15, 0, %0, c7, c10, 4 \n"
        : : "r"(0)
    );
}

struct ARM_REGS {
	int r0;
	int r1;
	int r2;
	int r3;
	int r4;
	int r5;
	int r6;
	int r7;
	int r8;
	int r9;
	int r10;
	int r11;
	int r12;
	int sp;
	int lr;
	int pc;
	int cpsr;
} regs;

inline void dumpregs(void);

#endif /* SYSTEM_TARGET_H */
