summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorLinus Nielsen Feltzing <linus@haxx.se>2007-11-20 07:17:46 +0000
committerLinus Nielsen Feltzing <linus@haxx.se>2007-11-20 07:17:46 +0000
commit3e192a616d4a672d4d3a1d8159d7088006a49320 (patch)
treec31b8a23dda2f751dc0ba0bdfe4bc6041c776bad
parent4c4c9f27b608afa097731bdad1ac2c597c867349 (diff)
downloadrockbox-3e192a616d4a672d4d3a1d8159d7088006a49320.zip
rockbox-3e192a616d4a672d4d3a1d8159d7088006a49320.tar.gz
rockbox-3e192a616d4a672d4d3a1d8159d7088006a49320.tar.bz2
rockbox-3e192a616d4a672d4d3a1d8159d7088006a49320.tar.xz
Code police raid
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@15717 a1c6a512-1295-4272-9138-f99709370657
-rw-r--r--firmware/target/arm/tms320dm320/dsp-dm320.c198
1 files changed, 102 insertions, 96 deletions
diff --git a/firmware/target/arm/tms320dm320/dsp-dm320.c b/firmware/target/arm/tms320dm320/dsp-dm320.c
index 24c0145..e90e05c 100644
--- a/firmware/target/arm/tms320dm320/dsp-dm320.c
+++ b/firmware/target/arm/tms320dm320/dsp-dm320.c
@@ -25,123 +25,129 @@
/* A "DSP image" is an array of these, terminated by raw_data_size_half = 0. */
struct dsp_section {
- const unsigned short *raw_data;
- unsigned short physical_addr;
- unsigned short raw_data_size_half;
+ const unsigned short *raw_data;
+ unsigned short physical_addr;
+ unsigned short raw_data_size_half;
};
/* Must define struct dsp_section before including the image. */
#include "dsp_image_helloworld.h"
#ifdef DEBUG
-static void dsp_status(void) {
- unsigned short hpib_ctl = IO_DSPC_HPIB_CONTROL;
- unsigned short hpib_stat = IO_DSPC_HPIB_STATUS;
- char buffer1[80], buffer2[80];
+static void dsp_status(void)
+{
+ unsigned short hpib_ctl = IO_DSPC_HPIB_CONTROL;
+ unsigned short hpib_stat = IO_DSPC_HPIB_STATUS;
+ char buffer1[80], buffer2[80];
- DEBUGF("dsp_status(): clkc_hpib=%u clkc_dsp=%u",
- !!(IO_CLK_MOD0 & (1 << 11)), !!(IO_CLK_MOD0 & (1 << 10)));
-
- DEBUGF("dsp_status(): irq_dsphint=%u 7fff=%04x scratch_status=%04x"
- " acked=%04x",
- (IO_INTC_IRQ0 >> IRQ_DSPHINT) & 1, DSP_(0x7fff), DSP_(_status),
- DSP_(_acked));
+ DEBUGF("dsp_status(): clkc_hpib=%u clkc_dsp=%u",
+ !!(IO_CLK_MOD0 & (1 << 11)), !!(IO_CLK_MOD0 & (1 << 10)));
+
+ DEBUGF("dsp_status(): irq_dsphint=%u 7fff=%04x scratch_status=%04x"
+ " acked=%04x",
+ (IO_INTC_IRQ0 >> IRQ_DSPHINT) & 1, DSP_(0x7fff), DSP_(_status),
+ DSP_(_acked));
#define B(f,w,b,m) if ((w & (1 << b)) == 0) \
strcat(f, "!"); \
strcat(f, #m "|");
- strcpy(buffer1, "");
- B(buffer1, hpib_ctl, 0, EN);
- B(buffer1, hpib_ctl, 3, NMI);
- B(buffer1, hpib_ctl, 5, EXCHG);
- B(buffer1, hpib_ctl, 7, DINT0);
- B(buffer1, hpib_ctl, 8, DRST);
- B(buffer1, hpib_ctl, 9, DHOLD);
- B(buffer1, hpib_ctl, 10, BIO);
-
- strcpy(buffer2, "");
- B(buffer2, hpib_stat, 8, HOLDA);
- B(buffer2, hpib_stat, 12, DXF);
-
- DEBUGF("dsp_status(): hpib: ctl=%s stat=%s", buffer1, buffer2);
+ strcpy(buffer1, "");
+ B(buffer1, hpib_ctl, 0, EN);
+ B(buffer1, hpib_ctl, 3, NMI);
+ B(buffer1, hpib_ctl, 5, EXCHG);
+ B(buffer1, hpib_ctl, 7, DINT0);
+ B(buffer1, hpib_ctl, 8, DRST);
+ B(buffer1, hpib_ctl, 9, DHOLD);
+ B(buffer1, hpib_ctl, 10, BIO);
+
+ strcpy(buffer2, "");
+ B(buffer2, hpib_stat, 8, HOLDA);
+ B(buffer2, hpib_stat, 12, DXF);
+
+ DEBUGF("dsp_status(): hpib: ctl=%s stat=%s", buffer1, buffer2);
#undef B
}
#endif
-static void dsp_reset(void) {
- DSP_(0x7fff) = 0xdead;
+static void dsp_reset(void)
+{
+ DSP_(0x7fff) = 0xdead;
- IO_DSPC_HPIB_CONTROL &= ~(1 << 8);
- /* HPIB bus cycles will lock up the ARM in here. Don't touch DSP RAM. */
- nop; nop;
- IO_DSPC_HPIB_CONTROL |= 1 << 8;
-
- /* TODO: Timeout. */
- while (DSP_(0x7fff) != 0);
+ IO_DSPC_HPIB_CONTROL &= ~(1 << 8);
+ /* HPIB bus cycles will lock up the ARM in here. Don't touch DSP RAM. */
+ nop; nop;
+ IO_DSPC_HPIB_CONTROL |= 1 << 8;
+
+ /* TODO: Timeout. */
+ while (DSP_(0x7fff) != 0);
}
-void dsp_wake(void) {
- /* If this is called concurrently, we may overlap setting and resetting the
- bit, which causes lost interrupts to the DSP. */
- int old_level = set_irq_level(IRQ_DISABLED);
-
- /* The first time you INT0 the DSP, the ROM loader will branch to your RST
- handler. Subsequent times, your INT0 handler will get executed. */
- IO_DSPC_HPIB_CONTROL &= ~(1 << 7);
- nop; nop;
- IO_DSPC_HPIB_CONTROL |= 1 << 7;
-
- set_irq_level(old_level);
+void dsp_wake(void)
+{
+ /* If this is called concurrently, we may overlap setting and resetting the
+ bit, which causes lost interrupts to the DSP. */
+ int old_level = set_irq_level(IRQ_DISABLED);
+
+ /* The first time you INT0 the DSP, the ROM loader will branch to your RST
+ handler. Subsequent times, your INT0 handler will get executed. */
+ IO_DSPC_HPIB_CONTROL &= ~(1 << 7);
+ nop; nop;
+ IO_DSPC_HPIB_CONTROL |= 1 << 7;
+
+ set_irq_level(old_level);
}
-static void dsp_load(const struct dsp_section *im) {
- while (im->raw_data_size_half) {
- volatile unsigned short *data_ptr = &DSP_(im->physical_addr);
- unsigned int i;
-
- /* Use 16-bit writes. */
- if (im->raw_data) {
- DEBUGF("dsp_load(): loading %u words at 0x%04x (0x%08lx)",
- im->raw_data_size_half, im->physical_addr,
- (unsigned long)data_ptr);
-
- for (i = 0; i < im->raw_data_size_half; i++) {
- data_ptr[i] = im->raw_data[i];
- }
- } else {
- DEBUGF("dsp_load(): clearing %u words at 0x%04x (0x%08lx)",
- im->raw_data_size_half, im->physical_addr,
- (unsigned long)data_ptr);
-
- for (i = 0; i < im->raw_data_size_half; i++) {
- data_ptr[i] = 0;
- }
- }
-
- im++;
- }
+static void dsp_load(const struct dsp_section *im)
+{
+ while (im->raw_data_size_half) {
+ volatile unsigned short *data_ptr = &DSP_(im->physical_addr);
+ unsigned int i;
+
+ /* Use 16-bit writes. */
+ if (im->raw_data) {
+ DEBUGF("dsp_load(): loading %u words at 0x%04x (0x%08lx)",
+ im->raw_data_size_half, im->physical_addr,
+ (unsigned long)data_ptr);
+
+ for (i = 0; i < im->raw_data_size_half; i++) {
+ data_ptr[i] = im->raw_data[i];
+ }
+ } else {
+ DEBUGF("dsp_load(): clearing %u words at 0x%04x (0x%08lx)",
+ im->raw_data_size_half, im->physical_addr,
+ (unsigned long)data_ptr);
+
+ for (i = 0; i < im->raw_data_size_half; i++) {
+ data_ptr[i] = 0;
+ }
+ }
+
+ im++;
+ }
}
-void dsp_init(void) {
- IO_INTC_IRQ0 = 1 << 11;
- IO_INTC_EINT0 |= 1 << 11;
-
- dsp_reset();
- dsp_load(dsp_image_helloworld);
+void dsp_init(void)
+{
+ IO_INTC_IRQ0 = 1 << 11;
+ IO_INTC_EINT0 |= 1 << 11;
+
+ dsp_reset();
+ dsp_load(dsp_image_helloworld);
}
-void DSPHINT(void) {
- unsigned int i;
- char buffer[80];
-
- IO_INTC_IRQ0 = 1 << 11;
-
- /* DSP stores one character per word. */
- for (i = 0; i < sizeof(buffer); i++) {
- buffer[i] = (&DSP_(_status))[i];
- }
-
- /* Release shared area to DSP. */
- dsp_wake();
-
- DEBUGF("DSP: %s", buffer);
+void DSPHINT(void)
+{
+ unsigned int i;
+ char buffer[80];
+
+ IO_INTC_IRQ0 = 1 << 11;
+
+ /* DSP stores one character per word. */
+ for (i = 0; i < sizeof(buffer); i++) {
+ buffer[i] = (&DSP_(_status))[i];
+ }
+
+ /* Release shared area to DSP. */
+ dsp_wake();
+
+ DEBUGF("DSP: %s", buffer);
}