diff options
| author | Linus Nielsen Feltzing <linus@haxx.se> | 2006-01-11 15:37:56 +0000 |
|---|---|---|
| committer | Linus Nielsen Feltzing <linus@haxx.se> | 2006-01-11 15:37:56 +0000 |
| commit | 531bdf6925cd6911d13661df7788aabd1f3880f9 (patch) | |
| tree | 226a7c13dd469e52e6762b6b0ecb6321373672dd | |
| parent | 780cfff95690ef693051dafa0068682709169ed9 (diff) | |
| download | rockbox-531bdf6925cd6911d13661df7788aabd1f3880f9.zip rockbox-531bdf6925cd6911d13661df7788aabd1f3880f9.tar.gz rockbox-531bdf6925cd6911d13661df7788aabd1f3880f9.tar.bz2 rockbox-531bdf6925cd6911d13661df7788aabd1f3880f9.tar.xz | |
iAudio: Removed duplicate register definitions
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@8336 a1c6a512-1295-4272-9138-f99709370657
| -rw-r--r-- | firmware/export/mcf5250.h | 11 |
1 files changed, 0 insertions, 11 deletions
diff --git a/firmware/export/mcf5250.h b/firmware/export/mcf5250.h index f47e61d..a5d3ae8 100644 --- a/firmware/export/mcf5250.h +++ b/firmware/export/mcf5250.h @@ -36,17 +36,6 @@ #undef IPERRORADR /* here we define some new stuff */ -#define IPR (*(volatile unsigned long *)(MBAR + 0x040)) /* interrupt oending register */ -#define IMR (*(volatile unsigned long *)(MBAR + 0x044)) /* Interrupt Mask Register */ - -#define ICR1 (*(volatile unsigned long *)(MBAR + 0x04d)) /* Primary interrupt control reg: timer 0 */ -#define ICR2 (*(volatile unsigned long *)(MBAR + 0x04e)) /* Primary interrupt control reg: timer 1 */ -#define ICR3 (*(volatile unsigned long *)(MBAR + 0x04f)) /* Primary interrupt control reg: i2c0 */ -#define ICR5 (*(volatile unsigned long *)(MBAR + 0x051)) /* Primary interrupt control reg: uart1 */ -#define ICR6 (*(volatile unsigned long *)(MBAR + 0x052)) /* Primary interrupt control reg: dma0 */ -#define ICR7 (*(volatile unsigned long *)(MBAR + 0x053)) /* Primary interrupt control reg: dam1 */ -#define ICR9 (*(volatile unsigned long *)(MBAR + 0x055)) /* Primary interrupt control reg: dam3 */ -#define ICR10 (*(volatile unsigned long *)(MBAR + 0x056)) /* Primary interrupt control reg: qspi */ #define CSAR4 (*(volatile unsigned long *)(MBAR + 0x0b0)) /* Chip Select Address Register Bank 4 */ #define CSMR4 (*(volatile unsigned long *)(MBAR + 0x0b4)) /* Chip Select Mask Register Bank 4 */ |