diff options
| author | Linus Nielsen Feltzing <linus@haxx.se> | 2005-06-08 05:58:51 +0000 |
|---|---|---|
| committer | Linus Nielsen Feltzing <linus@haxx.se> | 2005-06-08 05:58:51 +0000 |
| commit | aa9c329dbee3c91c7473c174a9502ec3a7b3df43 (patch) | |
| tree | c32d42d2a6c12983999c3cee74f2af6ff2f4a20a | |
| parent | f472410d57b2d71d69d0d9a13511de3ad0e5678a (diff) | |
| download | rockbox-aa9c329dbee3c91c7473c174a9502ec3a7b3df43.zip rockbox-aa9c329dbee3c91c7473c174a9502ec3a7b3df43.tar.gz rockbox-aa9c329dbee3c91c7473c174a9502ec3a7b3df43.tar.bz2 rockbox-aa9c329dbee3c91c7473c174a9502ec3a7b3df43.tar.xz | |
Wrong SDRAM refresh count in the iRiver boot loader
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@6603 a1c6a512-1295-4272-9138-f99709370657
| -rw-r--r-- | firmware/crt0.S | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/firmware/crt0.S b/firmware/crt0.S index 9622493..ee8beb7 100644 --- a/firmware/crt0.S +++ b/firmware/crt0.S @@ -190,8 +190,8 @@ irq_handler: /* Set up the DRAM controller. The refresh is based on the 11.2896MHz clock (5.6448MHz bus frequency). We haven't yet started the PLL */ - move.l #0x80050000,%d0 - move.l %d0,(0x100,%a0) /* DCR - Synchronous, 80 cycle refresh */ + move.l #0x80010000,%d0 + move.l %d0,(0x100,%a0) /* DCR - Synchronous, 32 cycle refresh */ /* Note: we place the SDRAM on an 0x1000000 (16M) offset because the 5249 BGA chip has a fault which disables the use of A24. The |