summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorTomasz Malesinski <tomal@rockbox.org>2006-02-03 23:24:08 +0000
committerTomasz Malesinski <tomal@rockbox.org>2006-02-03 23:24:08 +0000
commitea3dbb2d87e3fbe5b257ee88499ca19d26191fef (patch)
treececd8edb24332b5e456c3542efcd86a2fb3e0cf1
parentbcd22f000a9d26d4991a78b0f94ecb5ce323f69a (diff)
downloadrockbox-ea3dbb2d87e3fbe5b257ee88499ca19d26191fef.zip
rockbox-ea3dbb2d87e3fbe5b257ee88499ca19d26191fef.tar.gz
rockbox-ea3dbb2d87e3fbe5b257ee88499ca19d26191fef.tar.bz2
rockbox-ea3dbb2d87e3fbe5b257ee88499ca19d26191fef.tar.xz
Added setting interrupt vectors without overwriting others for ARM
DEBUG builds. git-svn-id: svn://svn.rockbox.org/rockbox/trunk@8554 a1c6a512-1295-4272-9138-f99709370657
-rw-r--r--firmware/crt0.S8
1 files changed, 8 insertions, 0 deletions
diff --git a/firmware/crt0.S b/firmware/crt0.S
index 66b2aff..985fba9 100644
--- a/firmware/crt0.S
+++ b/firmware/crt0.S
@@ -82,6 +82,7 @@ L_post_remap: .word remap_end
remap_end:
#endif /* PP specific */
+#ifndef DEBUG
/* Copy exception handler code to address 0 */
ldr r2, =_vectorsstart
ldr r3, =_vectorsend
@@ -91,6 +92,13 @@ remap_end:
ldrhi r5, [r4], #4
strhi r5, [r2], #4
bhi 1b
+#else
+ ldr r1, =vectors
+ ldr r0, =irq_handler
+ str r0, [r1, #24]
+ ldr r0, =fiq_handler
+ str r0, [r1, #28]
+#endif
#ifndef STUB
/* Zero out IBSS */