blob: 9ec1a6968c09e9c0c12bc76e9af44abfc35cd915 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
|
/*===================================================================*/
/* */
/* Mapper 117 (PC-Future) */
/* */
/*===================================================================*/
BYTE Map117_IRQ_Line;
BYTE Map117_IRQ_Enable1;
BYTE Map117_IRQ_Enable2;
/*-------------------------------------------------------------------*/
/* Initialize Mapper 117 */
/*-------------------------------------------------------------------*/
void Map117_Init()
{
/* Initialize Mapper */
MapperInit = Map117_Init;
/* Write to Mapper */
MapperWrite = Map117_Write;
/* Write to SRAM */
MapperSram = Map0_Sram;
/* Write to APU */
MapperApu = Map0_Apu;
/* Read from APU */
MapperReadApu = Map0_ReadApu;
/* Callback at VSync */
MapperVSync = Map0_VSync;
/* Callback at HSync */
MapperHSync = Map117_HSync;
/* Callback at PPU */
MapperPPU = Map0_PPU;
/* Callback at Rendering Screen ( 1:BG, 0:Sprite ) */
MapperRenderScreen = Map0_RenderScreen;
/* Set SRAM Banks */
SRAMBANK = SRAM;
/* Set ROM Banks */
ROMBANK0 = ROMPAGE( 0 );
ROMBANK1 = ROMPAGE( 1 );
ROMBANK2 = ROMLASTPAGE( 1 );
ROMBANK3 = ROMLASTPAGE( 0 );
/* Set PPU Banks */
if ( NesHeader.byVRomSize > 0 )
{
for ( int nPage = 0; nPage < 8; ++nPage )
PPUBANK[ nPage ] = VROMPAGE( nPage );
InfoNES_SetupChr();
}
/* Initialize IRQ Registers */
Map117_IRQ_Line = 0;
Map117_IRQ_Enable1 = 0;
Map117_IRQ_Enable2 = 1;
/* Set up wiring of the interrupt pin */
K6502_Set_Int_Wiring( 1, 1 );
}
/*-------------------------------------------------------------------*/
/* Mapper 117 Write Function */
/*-------------------------------------------------------------------*/
void Map117_Write( WORD wAddr, BYTE byData )
{
switch ( wAddr )
{
/* Set ROM Banks */
case 0x8000:
byData %= ( NesHeader.byRomSize << 1 );
ROMBANK0 = ROMPAGE( byData );
break;
case 0x8001:
byData %= ( NesHeader.byRomSize << 1 );
ROMBANK1 = ROMPAGE( byData );
break;
case 0x8002:
byData %= ( NesHeader.byRomSize << 1 );
ROMBANK2 = ROMPAGE( byData );
break;
/* Set PPU Banks */
case 0xA000:
byData %= ( NesHeader.byVRomSize << 3 );
PPUBANK[ 0 ] = VROMPAGE( byData );
InfoNES_SetupChr();
break;
case 0xA001:
byData %= ( NesHeader.byVRomSize << 3 );
PPUBANK[ 1 ] = VROMPAGE( byData );
InfoNES_SetupChr();
break;
case 0xA002:
byData %= ( NesHeader.byVRomSize << 3 );
PPUBANK[ 2 ] = VROMPAGE( byData );
InfoNES_SetupChr();
break;
case 0xA003:
byData %= ( NesHeader.byVRomSize << 3 );
PPUBANK[ 3 ] = VROMPAGE( byData );
InfoNES_SetupChr();
break;
case 0xA004:
byData %= ( NesHeader.byVRomSize << 3 );
PPUBANK[ 4 ] = VROMPAGE( byData );
InfoNES_SetupChr();
break;
case 0xA005:
byData %= ( NesHeader.byVRomSize << 3 );
PPUBANK[ 5 ] = VROMPAGE( byData );
InfoNES_SetupChr();
break;
case 0xA006:
byData %= ( NesHeader.byVRomSize << 3 );
PPUBANK[ 6 ] = VROMPAGE( byData );
InfoNES_SetupChr();
break;
case 0xA007:
byData %= ( NesHeader.byVRomSize << 3 );
PPUBANK[ 7 ] = VROMPAGE( byData );
InfoNES_SetupChr();
break;
case 0xc001:
case 0xc002:
case 0xc003:
Map117_IRQ_Enable1 = Map117_IRQ_Line = byData;
break;
case 0xe000:
Map117_IRQ_Enable2 = byData & 0x01;
break;
}
}
/*-------------------------------------------------------------------*/
/* Mapper 117 H-Sync Function */
/*-------------------------------------------------------------------*/
void Map117_HSync()
{
if ( Map117_IRQ_Enable1 && Map117_IRQ_Enable2 )
{
if ( Map117_IRQ_Line == PPU_Scanline )
{
Map117_IRQ_Enable1 = 0x00;
IRQ_REQ;
}
}
}
|
