blob: 1654c29a286462049caed282f5e86ba91bed5a2f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
|
/*===================================================================*/
/* */
/* Mapper 235 : 150-in-1 */
/* */
/*===================================================================*/
/*-------------------------------------------------------------------*/
/* Initialize Mapper 235 */
/*-------------------------------------------------------------------*/
void Map235_Init()
{
/* Initialize Mapper */
MapperInit = Map235_Init;
/* Write to Mapper */
MapperWrite = Map235_Write;
/* Write to SRAM */
MapperSram = Map0_Sram;
/* Write to APU */
MapperApu = Map0_Apu;
/* Read from APU */
MapperReadApu = Map0_ReadApu;
/* Callback at VSync */
MapperVSync = Map0_VSync;
/* Callback at HSync */
MapperHSync = Map0_HSync;
/* Callback at PPU */
MapperPPU = Map0_PPU;
/* Callback at Rendering Screen ( 1:BG, 0:Sprite ) */
MapperRenderScreen = Map0_RenderScreen;
/* Set SRAM Banks */
SRAMBANK = SRAM;
/* Set Registers */
for( int i = 0; i < 0x2000; i++ ) {
DRAM[i] = 0xFF;
}
/* Set ROM Banks */
ROMBANK0 = ROMPAGE( 0 );
ROMBANK1 = ROMPAGE( 1 );
ROMBANK2 = ROMPAGE( 2 );
ROMBANK3 = ROMPAGE( 3 );
/* Set up wiring of the interrupt pin */
K6502_Set_Int_Wiring( 1, 1 );
}
/*-------------------------------------------------------------------*/
/* Mapper 235 Write Function */
/*-------------------------------------------------------------------*/
void Map235_Write( WORD wAddr, BYTE byData )
{
BYTE byPrg = ((wAddr&0x0300)>>3)|(wAddr&0x001F);
BYTE byBus = 0;
if( (NesHeader.byRomSize<<1) == 64*2 ) {
// 100-in-1
switch( wAddr & 0x0300 ) {
case 0x0000: break;
case 0x0100: byBus = 1; break;
case 0x0200: byBus = 1; break;
case 0x0300: byBus = 1; break;
}
} else if( (NesHeader.byRomSize<<1) == 128*2 ) {
// 150-in-1
switch( wAddr & 0x0300 ) {
case 0x0000: break;
case 0x0100: byBus = 1; break;
case 0x0200: byPrg = (byPrg&0x1F)|0x20; break;
case 0x0300: byBus = 1; break;
}
} else if( (NesHeader.byRomSize<<1) == 192*2 ) {
// 150-in-1
switch( wAddr & 0x0300 ) {
case 0x0000: break;
case 0x0100: byBus = 1; break;
case 0x0200: byPrg = (byPrg&0x1F)|0x20; break;
case 0x0300: byPrg = (byPrg&0x1F)|0x40; break;
}
} else if( (NesHeader.byRomSize<<1) == 256*2 ) {
}
if( wAddr & 0x0800 ) {
if( wAddr & 0x1000 ) {
ROMBANK0 = ROMPAGE(((byPrg<<2)+2) % (NesHeader.byRomSize<<1));
ROMBANK1 = ROMPAGE(((byPrg<<2)+3) % (NesHeader.byRomSize<<1));
ROMBANK2 = ROMPAGE(((byPrg<<2)+2) % (NesHeader.byRomSize<<1));
ROMBANK3 = ROMPAGE(((byPrg<<2)+3) % (NesHeader.byRomSize<<1));
} else {
ROMBANK0 = ROMPAGE(((byPrg<<2)+0) % (NesHeader.byRomSize<<1));
ROMBANK1 = ROMPAGE(((byPrg<<2)+1) % (NesHeader.byRomSize<<1));
ROMBANK2 = ROMPAGE(((byPrg<<2)+0) % (NesHeader.byRomSize<<1));
ROMBANK3 = ROMPAGE(((byPrg<<2)+1) % (NesHeader.byRomSize<<1));
}
} else {
ROMBANK0 = ROMPAGE(((byPrg<<2)+0) % (NesHeader.byRomSize<<1));
ROMBANK1 = ROMPAGE(((byPrg<<2)+1) % (NesHeader.byRomSize<<1));
ROMBANK2 = ROMPAGE(((byPrg<<2)+2) % (NesHeader.byRomSize<<1));
ROMBANK3 = ROMPAGE(((byPrg<<2)+3) % (NesHeader.byRomSize<<1));
}
if( byBus ) {
ROMBANK0 = DRAM;
ROMBANK1 = DRAM;
ROMBANK2 = DRAM;
ROMBANK3 = DRAM;
}
if( wAddr & 0x0400 ) {
InfoNES_Mirroring( 3 );
} else if( wAddr & 0x2000 ) {
InfoNES_Mirroring( 0 );
} else {
InfoNES_Mirroring( 1 );
}
}
|
